演讲嘉宾-廖蕾

廖蕾
武汉大学

廖蕾 男,博士,武汉大学教授。2004年,获武汉大学物理科学与技术学院材料物理专业学士学位;2009年,获武汉大学物理科学与技术学院材料物理与化学专业博士学位。其间,2005年11月至2007年7月在中国科学院物理研究所联合培养,2007年10月至2009年1月赴新加坡南洋理工大学开展合作研究。2009年4月至2011年1月,在加州大学洛杉矶分校进行博士后工作,2011年7月份加入武汉大学物理学院,任职教授。作为第一作者和通讯作者在Nature、PNAS、Nano Lett.、Adv. Mater.、JACS、ACS Nano等杂志上发表SCI论文40余篇,被邀请在Mater. Sci. & Eng. R, Mater. Today, Nano Today撰写综述多篇。所有论文被他引用4000多次,H因子40。获得了2015年中组部拔尖人才,2012年国家自然科学优秀青年基金,湖北省自然科学一等奖(排名第二),以及Scopus青年科学之星,教育部新世纪优秀人才

演讲题目:Interface Engineering for High-Performance Top-Gated MoS2 Field Effect Transistors
主题会场A04 石墨烯在光电领域的应用
开始时间
结束时间
内容摘要

In recent years, due to the intriguing electrical and optical characteristics, two dimensional layered transition metal dichalcogenides such as MoS2 have attracted tremendous research attention. In a distinct contrast to the bandgap issue of graphene, MoS2 is semiconducting with a satisfied thickness-dependent bandgap of 1.2 to 1.8 eV, which can enable lots of fascinating device applications. However, until now, majority of the efforts have been focused on the integration of MoS2 devices in the back- or dual-gated geometry due to the difficulty of compact and conformal top-gated dielectric deposition directly onto the 2-D channel for the realization of high-performance top-gated FETs. In this regard, interface or dielectric engineering is an important step towards the practical implementation of MoS2 devices with the optimized performance.
In this work, we explore the case of interface engineering further by utilizing an ultrathin metal oxide (MgO, Al2O3 and Y2O3) buffer layer inserted between the ALD-HfO2 and MoS2 channel in order to achieve conformal HfO2/MoS2 interfaces. Utilizing the above interface engineering of MoS2/Y2O3/HfO2 stack, HfO2 dielectric thickness is further reduced down to 9 nm. Exploiting these enhanced gate stack dielectrics, we attain the highest saturation current (526 μA/μm at 0.4 μm channel length) of any MoS2 transistor reported to date, which is comparable to the same scaled state-of-the-art Si MOSFETs. At the same time, these devices also exhibit near-ideal sub-threshold slope (SS = 65 mV/decade). Furthermore, the versatility of this interface engineering technique is further illustrated with the construction of high-performance MoS2 integrated circuits such as inverters with a large voltage gain of 16, making them attractive for the incorporation into digital components. 

关于主办方

联系我们
400-110-3655   

E-mail: meeting@c-gia.cn   meeting01@c-gia.cn

参展电话:13646399362(苏老师)

主讲申请:19991951101(王老师)

官方微信订阅号
Copyright © 中国国际石墨烯创新大会 版权所有     运营机构:北京现代华清材料科技发展有限责任公司
grapchina.org 京ICP备10026874号-12   grapchina.cn 京ICP备10026874号-23
京公网安备 11010802023402号
分享到:
凯发_廖蕾

凯发

演讲嘉宾-廖蕾

廖蕾
武汉大学

廖蕾 男,博士,武汉大学教授。2004年,获武汉大学物理科学与技术学院材料物理专业学士学位;2009年,获武汉大学物理科学与技术学院材料物理与化学专业博士学位。其间,2005年11月至2007年7月在中国科学院物理研究所联合培养,2007年10月至2009年1月赴新加坡南洋理工大学开展合作研究。2009年4月至2011年1月,在加州大学洛杉矶分校进行博士后工作,2011年7月份加入武汉大学物理学院,任职教授。作为第一作者和通讯作者在Nature、PNAS、Nano Lett.、Adv. Mater.、JACS、ACS Nano等杂志上发表SCI论文40余篇,被邀请在Mater. Sci. & Eng. R, Mater. Today, Nano Today撰写综述多篇。所有论文被他引用4000多次,H因子40。获得了2015年中组部拔尖人才,2012年国家自然科学优秀青年基金,湖北省自然科学一等奖(排名第二),以及Scopus青年科学之星,教育部新世纪优秀人才

演讲题目:Interface Engineering for High-Performance Top-Gated MoS2 Field Effect Transistors
主题会场A04 石墨烯在光电领域的应用
开始时间
结束时间
内容摘要

In recent years, due to the intriguing electrical and optical characteristics, two dimensional layered transition metal dichalcogenides such as MoS2 have attracted tremendous research attention. In a distinct contrast to the bandgap issue of graphene, MoS2 is semiconducting with a satisfied thickness-dependent bandgap of 1.2 to 1.8 eV, which can enable lots of fascinating device applications. However, until now, majority of the efforts have been focused on the integration of MoS2 devices in the back- or dual-gated geometry due to the difficulty of compact and conformal top-gated dielectric deposition directly onto the 2-D channel for the realization of high-performance top-gated FETs. In this regard, interface or dielectric engineering is an important step towards the practical implementation of MoS2 devices with the optimized performance.
In this work, we explore the case of interface engineering further by utilizing an ultrathin metal oxide (MgO, Al2O3 and Y2O3) buffer layer inserted between the ALD-HfO2 and MoS2 channel in order to achieve conformal HfO2/MoS2 interfaces. Utilizing the above interface engineering of MoS2/Y2O3/HfO2 stack, HfO2 dielectric thickness is further reduced down to 9 nm. Exploiting these enhanced gate stack dielectrics, we attain the highest saturation current (526 μA/μm at 0.4 μm channel length) of any MoS2 transistor reported to date, which is comparable to the same scaled state-of-the-art Si MOSFETs. At the same time, these devices also exhibit near-ideal sub-threshold slope (SS = 65 mV/decade). Furthermore, the versatility of this interface engineering technique is further illustrated with the construction of high-performance MoS2 integrated circuits such as inverters with a large voltage gain of 16, making them attractive for the incorporation into digital components. 

关于主办方

联系我们
400-110-3655   

E-mail: meeting@c-gia.cn   meeting01@c-gia.cn

参展电话:13646399362(苏老师)

主讲申请:19991951101(王老师)

官方微信订阅号
Copyright © 中国国际石墨烯创新大会 版权所有     运营机构:北京现代华清材料科技发展有限责任公司
grapchina.org 京ICP备10026874号-12   grapchina.cn 京ICP备10026874号-23
京公网安备 11010802023402号
分享到: